• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      MZ20250602835
      MZ20250602835 35 Points
    • 3
      RJ202412171240
      RJ202412171240 25 Points
    • 4
      JL202601056745
      JL202601056745 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,833 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Need to update pin numbers on layout part

    Category: PCB Design

    By ClydeS

    •

    updated over 8 years ago by ClydeS

    2 replies • 14914 views
  • Discussion

    reload revised part into Allegro PCB

    Category: PCB Design

    By ClydeS

    •

    updated over 8 years ago by oldmouldy

    1 replies • 13913 views
  • Discussion

    Error when opening OPJ file through VirtualBox Shared Folder?

    Category: PCB Design

    By JFuoco

    •

    updated over 8 years ago by JFuoco

    1 replies • 13731 views
  • Discussion

    how to correctly match pins?

    Category: PCB Design

    By PNO3

    •

    updated over 8 years ago by oldmouldy

    3 replies • 19204 views
  • Discussion

    Jogs in ratsnest in layout

    Category: PCB Design

    By ClydeS

    •

    updated over 8 years ago by UlfK

    1 replies • 14328 views
  • Discussion

    Capture CIS, problems creating more than two Variants

    Category: PCB Design

    By mvonahnen

    •

    updated over 8 years ago by mvonahnen

    6 replies • 16116 views
  • Discussion

    DE HDL newbie questions

    Category: PCB Design

    By hithesh123

    •

    started over 8 years ago

    0 replies • 12939 views
  • Discussion

    Windows 10 Allegro 16.6 Mapped drive issue

    Category: PCB Design

    By Wild

    •

    updated over 8 years ago by Wild

    3 replies • 14750 views
  • Discussion

    Cross probe and moving symbols

    Category: PCB Design

    By Lennie

    •

    updated over 8 years ago by Dale Peterson

    1 replies • 13115 views
  • Discussion

    Synchronisation lost between Capture (schematic) and Allegro PCB (16.6)

    Category: PCB Design

    By elaa

    •

    updated over 8 years ago by Dale Peterson

    8 replies • 17563 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information