• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 60 Points
    • 2
      steve
      steve 45 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JL202601056745
      JL202601056745 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    HOW TO ADD VIA

    Category: PCB Design

    By ismyself

    •

    updated over 9 years ago by oldmouldy

    3 replies • 18965 views
  • Discussion

    How to create via (2)

    Category: PCB Design

    By ismyself

    •

    updated over 9 years ago by oldmouldy

    1 replies • 13210 views
  • Discussion

    Create and or Highlight Net Classes in Schematic

    Category: PCB Design

    By teevskis

    •

    updated over 9 years ago by teevskis

    4 replies • 17810 views
  • Discussion

    Including Router Paths in 3D views

    Category: PCB Design

    By Soundman99

    •

    updated over 9 years ago by eDave

    1 replies • 13206 views
  • Discussion

    Microvia and bbvia DRC support

    Category: PCB Design

    By Paul Fitzgeral

    •

    updated over 9 years ago by steve

    3 replies • 15105 views
  • Discussion

    Allegro PCB Adding Vias and Drawing Wires Through Plane ***

    Category: PCB Design

    By ismyself

    •

    updated over 9 years ago by ismyself

    2 replies • 15959 views
  • Discussion

    Via-In-Pad DRC Suport

    Category: PCB Design

    By MattyHowse

    •

    updated over 9 years ago by MattyHowse

    2 replies • 17376 views
  • Discussion

    ERROR(SPCOCD-171): Port exists in symbol but not in the schematic

    Category: PCB Design

    By svinodkumar

    •

    updated over 9 years ago by svinodkumar

    1 replies • 1471 views
  • Discussion

    Getting the Slot Tolerance to show in the Drill Legend

    Category: PCB Design

    By rmerrill

    •

    updated over 9 years ago by rmerrill

    2 replies • 14327 views
  • Discussion

    Editing user preferences>formpath breaks PCB Editor?

    Category: PCB Design

    By klamb

    •

    updated over 9 years ago by klamb

    1 replies • 786 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information