• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Allegro Design Entry HDL 16.6 Hierarchy - How does it work

    Category: PCB Design

    By tmd63

    •

    started over 9 years ago

    0 replies • 1152 views
  • Discussion

    Text Line Outside Extent and reuse module

    Category: PCB Design

    By KenEdwards

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14337 views
  • Discussion

    PCB Editor layer transparency not working right

    Category: PCB Design

    By PascalVM

    •

    updated over 9 years ago by steve

    2 replies • 15930 views
  • Discussion

    Defining and using vias

    Category: PCB Design

    By ClydeS

    •

    updated over 9 years ago by oldmouldy

    1 replies • 13854 views
  • Discussion

    Help with understanding of vsin source in PSPICE

    Category: PCB Design

    By imo029

    •

    updated over 9 years ago by oldmouldy

    4 replies • 24955 views
  • Discussion

    Loading, viewing, printing or converting Orcad V3.22 Schematic Files

    Category: PCB Design

    By DetRedWingsFan

    •

    updated over 9 years ago by DetRedWingsFan

    4 replies • 17049 views
  • Discussion

    nevermind

    Category: PCB Design

    By MBedder

    •

    started over 9 years ago

    0 replies • 4590 views
  • Discussion

    Propagation Delay Analysis

    Category: PCB Design

    By hvihvelin

    •

    started over 9 years ago

    0 replies • 14288 views
  • Discussion

    How to merger boards in Orcad Panel Editor

    Category: PCB Design

    By pfinnpcb

    •

    updated over 9 years ago by Robert Finley

    1 replies • 14194 views
  • Discussion

    Provide high effectiveness of PCB and PCBA service

    Category: PCB Design

    By MKTPCB

    •

    started over 9 years ago

    0 replies • 13511 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information