• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,528 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,213 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Board Simulation Issue - Via Model not found

    Category: PCB Design

    By Wild

    •

    started over 9 years ago

    0 replies • 802 views
  • Discussion

    How to re-use old footprints from an Allegro design

    Category: PCB Design

    By ctocci

    •

    updated over 9 years ago by riklee

    3 replies • 6058 views
  • Discussion

    How to associate footprint and symbol

    Category: PCB Design

    By C3PO

    •

    updated over 9 years ago by mcatramb91

    3 replies • 19799 views
  • Discussion

    Creating a Via Matrix Using Skill

    Category: Allegro X PCB Editor

    By Kevinko

    •

    updated over 9 years ago by Kevinko

    6 replies • 17940 views
  • Discussion

    Change shape fill type

    Category: PCB Design

    By Yanko

    •

    updated over 9 years ago by oldmouldy

    1 replies • 20538 views
  • Discussion

    CIS Variant - Cannot Link Database part -

    Category: PCB Design

    By raute

    •

    updated over 9 years ago by raute

    2 replies • 2427 views
  • Discussion

    Hide bias voltages

    Category: PCB Design

    By FormerMember

    •

    updated over 9 years ago by FormerMember

    1 replies • 8549 views
  • Discussion

    HOW TO ADD VOID TEXT IN COPPER POUR

    Category: PCB Design

    By PCBS

    •

    updated over 9 years ago by eDave

    2 replies • 15078 views
  • Discussion

    ERROR(ORNET-1113): Bad PSpice net name on part U5

    Category: PCB Design

    By imdc

    •

    updated over 9 years ago by MotoRider

    2 replies • 5081 views
  • Discussion

    ERC Error: "Output Connected to Bidirectional Port"

    Category: PCB Design

    By kbalaji

    •

    started over 9 years ago

    0 replies • 2934 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information