• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,528 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,213 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    SPB 172?

    Category: PCB Design

    By PhilH

    •

    updated over 10 years ago by UlfK

    7 replies • 18517 views
  • Discussion

    can't reduce upper y extent

    Category: PCB Design

    By prem20

    •

    updated over 10 years ago by oldmouldy

    3 replies • 3240 views
  • Discussion

    Design Entry HDL SKILL, PACK_TYPE, VALUE, cnSkill commands

    Category: Allegro X PCB Editor

    By ebecheto

    •

    updated over 10 years ago by BethHP

    1 replies • 16119 views
  • Discussion

    Uniform Via Stitching along the RF trace, below the thermal pads of IC and throughout the board

    Category: PCB Design

    By VRN69

    •

    started over 10 years ago

    0 replies • 13742 views
  • Discussion

    Netlist Aborting in allegro PCB editor 16.5

    Category: PCB Design

    By shreeja

    •

    updated over 10 years ago by jayesh1808

    3 replies • 22186 views
  • Discussion

    Renumber pin in PCB Editor

    Category: PCB Design

    By slohcin

    •

    updated over 10 years ago by rrsquez

    4 replies • 18568 views
  • Discussion

    Vias in BGA routing

    Category: PCB Design

    By true wanderer

    •

    started over 10 years ago

    0 replies • 14922 views
  • Discussion

    add component in Design Entry

    Category: Allegro X PCB Editor

    By hoonbin

    •

    updated over 10 years ago by BethHP

    1 replies • 14577 views
  • Discussion

    How do we transform BRD file to EAGLE file?

    Category: PCB Design

    By ivy tian

    •

    updated over 10 years ago by ivy tian

    2 replies • 14918 views
  • Discussion

    How to check minimum aperture for gap width?

    Category: Allegro X PCB Editor

    By luanvn81

    •

    updated over 10 years ago by SadiqAlZaman

    2 replies • 16204 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information