• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 51 Points
    • 2
      steve
      steve 40 Points
    • 3
      Robert Finley
      Robert Finley 30 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 25 Points
    • 5
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Adding Room Property to All Componente On Schematic Page?

    Category: PCB Design

    By archive

    •

    updated over 10 years ago by Martin M

    3 replies • 17346 views
  • Discussion

    Adding a pin to my PCB

    Category: PCB Design

    By Cmusgrove

    •

    updated over 10 years ago by pcbideaguy

    7 replies • 23054 views
  • Discussion

    Problem in loading a Geber file into Allegro PCB?

    Category: PCB Design

    By Hossein1357

    •

    updated over 10 years ago by steve

    1 replies • 13367 views
  • Discussion

    csa files and Concept 16.6

    Category: PCB Design

    By phughes

    •

    started over 10 years ago

    0 replies • 14987 views
  • Discussion

    Database setup, no parts shown in Place Database Part "Z"

    Category: PCB Design

    By aricbeaver

    •

    updated over 10 years ago by aricbeaver

    2 replies • 3277 views
  • Discussion

    This is an old style non-associative dimension

    Category: PCB Design

    By Mstrghettorigg

    •

    updated over 10 years ago by steve

    1 replies • 13380 views
  • Discussion

    Snake mode disable

    Category: PCB Design

    By redwire

    •

    updated over 10 years ago by redwire

    6 replies • 16771 views
  • Discussion

    Acid trap

    Category: PCB Design

    By TiBo

    •

    updated over 10 years ago by TiBo

    8 replies • 16351 views
  • Discussion

    Properties attached to drc error RAVEL_MARKER_DESCRIPTION = Soldermask and Board Outline Minimum S pacing on Bottom Layer EXTERNAL_DRC_VALUE = 75.0

    Category: PCB Design

    By TiBo

    •

    updated over 10 years ago by TiBo

    2 replies • 13585 views
  • Discussion

    Units of TL length

    Category: PCB Design

    By tltoth

    •

    updated over 10 years ago by tltoth

    2 replies • 13944 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information