• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Need to Create Route Keep out Shape for selected Non Plated Pins using Skill

    Category: Allegro X PCB Editor

    By prasisvg

    •

    updated over 10 years ago by KARPCB

    2 replies • 15789 views
  • Discussion

    Edit blind vias size

    Category: PCB Design

    By Pyetro

    •

    updated over 10 years ago by TiBo

    3 replies • 14466 views
  • Discussion

    Is there axl function to change NCls referenced CSet?

    Category: Allegro X PCB Editor

    By stillfish

    •

    updated over 10 years ago by stillfish

    1 replies • 14173 views
  • Discussion

    Pins - Solid Fill and Thermal Relief on same net - How to?

    Category: PCB Design

    By Sagetech

    •

    updated over 10 years ago by UlfK

    3 replies • 2259 views
  • Discussion

    Footprint of MSOP-8 package

    Category: PCB Design

    By kapp

    •

    updated over 10 years ago by oldmouldy

    1 replies • 14978 views
  • Discussion

    PCB footprint of DDB Package (8-Lead plastic DFN)

    Category: PCB Design

    By kapp

    •

    updated over 10 years ago by oldmouldy

    1 replies • 15353 views
  • Discussion

    Edit DRC using DRC window - Allegro PCB Design L (legacy)

    Category: PCB Design

    By Pyetro

    •

    updated over 10 years ago by Boma

    5 replies • 3325 views
  • Discussion

    Intelligently Renumber Pins

    Category: PCB Design

    By iwoloschin

    •

    updated over 10 years ago by iwoloschin

    4 replies • 15400 views
  • Discussion

    Footprint of DB9 Connector

    Category: PCB Design

    By kapp

    •

    updated over 10 years ago by oldmouldy

    1 replies • 16395 views
  • Discussion

    PIN select issue

    Category: Allegro X PCB Editor

    By catalineacsu

    •

    updated over 10 years ago by catalineacsu

    7 replies • 17256 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information