• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,763 Points
    • 2
      oldmouldy
      oldmouldy 10,985 Points
    • 3
      eDave
      eDave 7,536 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,068 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to route three layers between the same two pads

    Category: PCB Design

    By legnar

    •

    updated over 11 years ago by legnar

    11 replies • 18102 views
  • Discussion

    Dynamic shape with solid fill does not plot solid black

    Category: PCB Design

    By John Davies

    •

    updated over 11 years ago by Mambiber

    8 replies • 18522 views
  • Discussion

    AddCISCriteria at startup

    Category: PCB Design

    By PCPlod78

    •

    started over 11 years ago

    0 replies • 13142 views
  • Discussion

    WARNING(SPMHDB-46)

    Category: PCB Design

    By purikku22

    •

    updated over 11 years ago by steve

    7 replies • 4047 views
  • Discussion

    Route more than one layer for the same net

    Category: PCB Design

    By legnar

    •

    updated over 11 years ago by BillZ

    1 replies • 13940 views
  • Discussion

    ODB++

    Category: PCB Design

    By Yoda5939

    •

    updated over 11 years ago by Yoda5939

    4 replies • 13734 views
  • Discussion

    unconnected nets

    Category: PCB Design

    By rgwetzel

    •

    started over 11 years ago

    0 replies • 13499 views
  • Discussion

    no pspicetemplate

    Category: PCB Design

    By kanghc85

    •

    updated over 11 years ago by FatCatMex

    5 replies • 14045 views
  • Discussion

    Allegro - OrCAD: Change Implementation Path

    Category: PCB Design

    By anoynomous

    •

    started over 11 years ago

    0 replies • 4042 views
  • Discussion

    Decrease cutouts PCB

    Category: PCB Design

    By Ivee1

    •

    updated over 11 years ago by steve

    1 replies • 4886 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information