• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 85 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 3
      oldmouldy
      oldmouldy 50 Points
    • 5
      zpofrp
      zpofrp 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,678 Points
    • 2
      oldmouldy
      oldmouldy 10,950 Points
    • 3
      eDave
      eDave 7,496 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,943 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to vertical how horizen mirror a pad in Allegro package symbol? How to clean design cache?

    Category: PCB Design

    By Leeya

    •

    updated over 12 years ago by Leeya

    8 replies • 20915 views
  • Discussion

    create a association list using a variable for the value??

    Category: Allegro X PCB Editor

    By jwhend

    •

    updated over 12 years ago by jwhend

    2 replies • 14199 views
  • Discussion

    Error while loading the .il file

    Category: Allegro X PCB Editor

    By Cnskill

    •

    updated over 12 years ago by Andrew Beckett

    6 replies • 18666 views
  • Discussion

    Table of Contents generator for Capture

    Category: PCB Design

    By EStelzer

    •

    updated over 12 years ago by steve

    1 replies • 15535 views
  • Discussion

    Reuse Module with different stackup

    Category: PCB Design

    By VelmuruganM

    •

    updated over 12 years ago by steve

    6 replies • 17274 views
  • Discussion

    "FreqSelect" function under the Orcad

    Category: PCB Design

    By zizo2012

    •

    updated over 12 years ago by zizo2012

    2 replies • 642 views
  • Discussion

    IGBT literature reference in the reference manual

    Category: PCB Design

    By nick korr

    •

    started over 12 years ago

    0 replies • 13337 views
  • Discussion

    Allegro 16.6 snap to cline

    Category: PCB Design

    By Lock2002

    •

    updated over 12 years ago by steve

    1 replies • 13618 views
  • Discussion

    length matching

    Category: PCB Design

    By gowthaman90d

    •

    updated over 12 years ago by Ravinsu

    4 replies • 15021 views
  • Discussion

    Editing Net Aliases

    Category: PCB Design

    By 429FLR

    •

    updated over 12 years ago by steve

    1 replies • 14033 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information