• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    HOW TO CHECK SEED SCHEMATICS IN CONCEPT HDL?

    Category: PCB Design

    By yuvarajvolt

    •

    started over 12 years ago

    0 replies • 13616 views
  • Discussion

    Conflicting values netlist error

    Category: PCB Design

    By KARPCB

    •

    updated over 12 years ago by steve

    4 replies • 21709 views
  • Discussion

    SKILL code error

    Category: Allegro X PCB Editor

    By Cnskill

    •

    started over 12 years ago

    0 replies • 14161 views
  • Discussion

    A problem with DC-blocked filter

    Category: PCB Design

    By slmperl

    •

    started over 12 years ago

    0 replies • 13563 views
  • Discussion

    Multi-site design HDL reference designators

    Category: PCB Design

    By comet

    •

    started over 12 years ago

    0 replies • 13613 views
  • Discussion

    How to define a Plane Layer

    Category: PCB Design

    By JohnABC

    •

    updated over 12 years ago by JohnABC

    2 replies • 18090 views
  • Discussion

    Copying components from design cache to library removes user defined properties

    Category: PCB Design

    By timhoeppnerJCA

    •

    updated over 12 years ago by timhoeppnerJCA

    2 replies • 19029 views
  • Discussion

    cadence version 16.6. anyone having problems with this version

    Category: PCB Design

    By jojo

    •

    updated over 12 years ago by Phuong

    1 replies • 14323 views
  • Discussion

    alias or funckey

    Category: PCB Design

    By docb

    •

    updated over 12 years ago by Randy R

    7 replies • 20143 views
  • Discussion

    Garbage collection gc()

    Category: Allegro X PCB Editor

    By eDaNoy

    •

    updated over 12 years ago by eDaNoy

    6 replies • 16878 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information