• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    nets rips up after annotate-(re)netlist_166

    Category: PCB Design

    By MAAC

    •

    updated over 13 years ago by oldmouldy

    1 replies • 846 views
  • Discussion

    PCB Designer Help for newbie / PADS user

    Category: PCB Design

    By Oddion

    •

    updated over 13 years ago by Oddion

    4 replies • 14744 views
  • Discussion

    Skill 101?

    Category: Allegro X PCB Editor

    By ShawnLogan

    •

    updated over 13 years ago by lynsey

    6 replies • 18204 views
  • Discussion

    No Board outline when artwork is made

    Category: PCB Design

    By Dennis H

    •

    updated over 13 years ago by N i z e

    15 replies • 27165 views
  • Discussion

    GbE network signal integrity

    Category: PCB Design

    By MinerHokie

    •

    updated over 13 years ago by MinerHokie

    5 replies • 15522 views
  • Discussion

    How to connect traces of different nets?

    Category: Allegro X APD

    By clifton

    •

    updated over 13 years ago by oldmouldy

    1 replies • 14896 views
  • Discussion

    Importing dxf into ACAD

    Category: PCB Design

    By TH Designs

    •

    updated over 13 years ago by TH Designs

    1 replies • 13795 views
  • Discussion

    Can't open file after dbdoctor update from 14.x to 16.5

    Category: Allegro X APD

    By Doug Powell

    •

    updated over 13 years ago by Doug Powell

    2 replies • 4610 views
  • Discussion

    How to export an Ascii file

    Category: PCB Design

    By burlington

    •

    updated over 13 years ago by burlington

    3 replies • 17913 views
  • Discussion

    anyone successfuly installed OrCAD Capture CIS 16.6 with CIP?

    Category: PCB Design

    By bill f

    •

    updated over 13 years ago by WaltP

    11 replies • 24629 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information