• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Updating symbols in16.6 - padstack refresh info message

    Category: PCB Design

    By Roger BFS

    •

    updated over 13 years ago by Roger BFS

    2 replies • 1615 views
  • Discussion

    Attaching component pads to some trace

    Category: PCB Design

    By Kabal

    •

    updated over 13 years ago by mcatramb91

    3 replies • 14977 views
  • Discussion

    How do I attach a picture to a post ?

    Category: PCB Design

    By ScottCad

    •

    updated over 13 years ago by ScottCad

    2 replies • 14346 views
  • Discussion

    How to delete polygon in Allegro 16.6 PCB Editor

    Category: PCB Design

    By Kabal

    •

    updated over 13 years ago by Kabal

    1 replies • 15397 views
  • Discussion

    Re: How to assign VIA to a net name?

    Category: PCB Design

    By RaylonS

    •

    updated over 13 years ago by joma

    2 replies • 15639 views
  • Discussion

    SCHOTTKY DIODE

    Category: PCB Design

    By abhierao

    •

    updated over 13 years ago by abhierao

    4 replies • 17654 views
  • Discussion

    PSpice dummy model

    Category: PCB Design

    By Martins

    •

    updated over 13 years ago by Alok Tripathi

    5 replies • 15941 views
  • Discussion

    Voids

    Category: PCB Design

    By VincentS

    •

    updated over 13 years ago by VincentS

    2 replies • 14370 views
  • Discussion

    allegro sp 16.5 lite - "error(spmhod-29)"

    Category: PCB Design

    By ping2murali

    •

    updated over 13 years ago by lynsey

    1 replies • 3885 views
  • Discussion

    Detect the presence of a form or an active command

    Category: Allegro X PCB Editor

    By SkilSiao

    •

    updated over 13 years ago by SkilSiao

    3 replies • 15587 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information