• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    gerber 6x00 error message

    Category: PCB Design

    By purikku22

    •

    updated over 13 years ago by Boma

    1 replies • 14527 views
  • Discussion

    changing the line end' shape

    Category: PCB Design

    By moayed

    •

    updated over 13 years ago by Robert Finley

    9 replies • 11270 views
  • Discussion

    Turning Off Net Names 16.6

    Category: PCB Design

    By Roger G

    •

    updated over 13 years ago by oldmouldy

    1 replies • 14014 views
  • Discussion

    How to add a free via in PCB Editor?

    Category: PCB Design

    By richellis2001

    •

    updated over 13 years ago by richellis2001

    2 replies • 22940 views
  • Discussion

    Route Keepout Questions

    Category: PCB Design

    By melview1

    •

    updated over 13 years ago by melview1

    2 replies • 23470 views
  • Discussion

    gate drive for h-bridge in cadence cis

    Category: PCB Design

    By Joel2012

    •

    updated over 13 years ago by oldmouldy

    1 replies • 14171 views
  • Discussion

    Positive/Negative plot mode

    Category: PCB Design

    By mfris

    •

    updated over 13 years ago by oldmouldy

    1 replies • 2639 views
  • Discussion

    photoplot outline for complicated, imported board outline shape?

    Category: PCB Design

    By mfris

    •

    updated over 13 years ago by mfris

    5 replies • 18492 views
  • Discussion

    Uprev Old .tech file

    Category: PCB Design

    By dschaefer

    •

    updated over 13 years ago by oldmouldy

    1 replies • 14963 views
  • Discussion

    Creating a microvia with Pad_Designer 16.5

    Category: PCB Design

    By mfris

    •

    updated over 13 years ago by vincentronel

    5 replies • 17659 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information