• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      avant
      avant 50 Points
    • 3
      Electro Node
      Electro Node 32 Points
    • 4
      CF202606104231
      CF202606104231 27 Points
    • 5
      Shashank
      Shashank 21 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Script problem in orcad pcb editor

    Category: PCB Design

    By priya05

    •

    updated over 13 years ago by fxffxf

    2 replies • 15605 views
  • Discussion

    Orcad 16.5

    Category: PCB Design

    By priya05

    •

    updated over 13 years ago by priya05

    2 replies • 15184 views
  • Discussion

    Mark out particular net

    Category: PCB Design

    By pyohayo

    •

    updated over 13 years ago by pyohayo

    7 replies • 16738 views
  • Discussion

    Newbie to orcad pcb designer professional 16.5

    Category: PCB Design

    By priya05

    •

    updated over 13 years ago by priya05

    3 replies • 15159 views
  • Discussion

    How to get layer name for a particular net

    Category: PCB Design

    By pyohayo

    •

    updated over 13 years ago by pyohayo

    2 replies • 15636 views
  • Discussion

    anti pad disabled

    Category: PCB Design

    By AmyZhang

    •

    updated over 13 years ago by steve

    1 replies • 14659 views
  • Discussion

    Passing measured voltage as a .model parameter

    Category: PCB Design

    By IbIcIeIT

    •

    updated over 13 years ago by Alok Tripathi

    1 replies • 14204 views
  • Discussion

    Netlist Error

    Category: PCB Design

    By yadav

    •

    started over 13 years ago

    0 replies • 13597 views
  • Discussion

    Add edited by & automatically update on save for schematics

    Category: PCB Design

    By SMyersPCB

    •

    updated over 13 years ago by SMyersPCB

    4 replies • 1316 views
  • Discussion

    Duplicate the RefDes

    Category: PCB Design

    By PurdueMark

    •

    updated over 13 years ago by mcatramb91

    10 replies • 23127 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information