• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Allegro PCB Designer : Interlayer Spacing ?

    Category: PCB Design

    By mxlecanu

    •

    updated over 13 years ago by lcanx2

    3 replies • 15008 views
  • Discussion

    DRC error

    Category: PCB Design

    By myanmar

    •

    updated over 13 years ago by myanmar

    2 replies • 16565 views
  • Discussion

    Components not found in Orcad Capture CIS Pspice 9.2 library

    Category: PCB Design

    By Jason00

    •

    updated over 13 years ago by oldmouldy

    1 replies • 14333 views
  • Discussion

    Netlist Import Error

    Category: PCB Design

    By LALITH

    •

    updated over 13 years ago by oldmouldy

    1 replies • 16579 views
  • Discussion

    Decoding "Show Element" information

    Category: PCB Design

    By TH Designs

    •

    updated over 13 years ago by steve

    1 replies • 1402 views
  • Discussion

    Assigning net to shape

    Category: PCB Design

    By Nix042

    •

    updated over 13 years ago by Nix042

    2 replies • 16651 views
  • Discussion

    Changing footprint in PCB Editor

    Category: PCB Design

    By TH Designs

    •

    updated over 13 years ago by steve

    3 replies • 15851 views
  • Discussion

    Where are all of the parts? (and more...)

    Category: PCB Design

    By TH Designs

    •

    updated over 13 years ago by TH Designs

    7 replies • 15546 views
  • Discussion

    Temporary Component for addition in PL

    Category: PCB Design

    By EricIsNew

    •

    updated over 13 years ago by steve

    3 replies • 13907 views
  • Discussion

    Vias on top of vias

    Category: PCB Design

    By krazykat

    •

    updated over 13 years ago by kabalee

    1 replies • 13165 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information