• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Same net - drill hole to shape voiding

    Category: PCB Design

    By padmaster

    •

    started over 13 years ago

    0 replies • 889 views
  • Discussion

    PDN analysis - Model Assignment

    Category: PCB Design

    By bragadishwaran

    •

    updated over 13 years ago by Dennis Nagle

    1 replies • 1240 views
  • Discussion

    Design Entry CIS to Design Entry HDL

    Category: PCB Design

    By maberu

    •

    updated over 13 years ago by maberu

    3 replies • 15152 views
  • Discussion

    Split Reference Designator/Location

    Category: PCB Design

    By maberu

    •

    started over 13 years ago

    0 replies • 488 views
  • Discussion

    SKILL script to get the pins sequence for a particular net

    Category: Allegro X PCB Editor

    By Klaap

    •

    updated over 13 years ago by Klaap

    2 replies • 14263 views
  • Discussion

    How to run LVS in Allegro

    Category: PCB Design

    By vandervander15

    •

    updated over 13 years ago by vandervander15

    3 replies • 14945 views
  • Discussion

    existing artwork films list

    Category: Allegro X PCB Editor

    By Kadar

    •

    updated over 13 years ago by fxffxf

    3 replies • 14535 views
  • Discussion

    v16.5 mech pin to copper spacing check

    Category: PCB Design

    By purikku22

    •

    updated over 13 years ago by purikku22

    1 replies • 13322 views
  • Discussion

    Capture CIS prompt:Please enter no more than 31 characters

    Category: PCB Design

    By WhiteSnow

    •

    updated over 13 years ago by WhiteSnow

    3 replies • 1925 views
  • Discussion

    Ground Plane split in PCB editor - Isolated ground plane creation

    Category: PCB Design

    By PCBdesigner100

    •

    updated over 13 years ago by PCBdesigner100

    3 replies • 3757 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information