• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Newbie to orcad pcb designer professional 16.5

    Category: PCB Design

    By priya05

    •

    updated over 13 years ago by priya05

    3 replies • 15341 views
  • Discussion

    How to get layer name for a particular net

    Category: PCB Design

    By pyohayo

    •

    updated over 13 years ago by pyohayo

    2 replies • 15823 views
  • Discussion

    anti pad disabled

    Category: PCB Design

    By AmyZhang

    •

    updated over 13 years ago by steve

    1 replies • 14797 views
  • Discussion

    Passing measured voltage as a .model parameter

    Category: PCB Design

    By IbIcIeIT

    •

    updated over 13 years ago by Alok Tripathi

    1 replies • 14318 views
  • Discussion

    Netlist Error

    Category: PCB Design

    By yadav

    •

    started over 13 years ago

    0 replies • 13696 views
  • Discussion

    Add edited by & automatically update on save for schematics

    Category: PCB Design

    By SMyersPCB

    •

    updated over 13 years ago by SMyersPCB

    4 replies • 1433 views
  • Discussion

    Duplicate the RefDes

    Category: PCB Design

    By PurdueMark

    •

    updated over 13 years ago by mcatramb91

    10 replies • 24096 views
  • Discussion

    How to use axlAirGap() to get minimum spacing between two cline segments

    Category: Allegro X PCB Editor

    By Bessy

    •

    updated over 13 years ago by Bessy

    2 replies • 15739 views
  • Discussion

    CIS Explorer - Refresh disabled

    Category: PCB Design

    By seddona

    •

    updated over 13 years ago by seddona

    1 replies • 1303 views
  • Discussion

    mcpcb manufacturer metal core pcb led Aluminium pcb huanyupcb.com

    Category: PCB Design

    By huanyupcbcn

    •

    updated over 13 years ago by Ron Scott

    1 replies • 14363 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information