• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Text File Export

    Category: PCB Design

    By cdewitt

    •

    started over 13 years ago

    0 replies • 14064 views
  • Discussion

    Rectangular Padstack with .2mm Radius

    Category: PCB Design

    By CCR77

    •

    updated over 13 years ago by CCR77

    3 replies • 15823 views
  • Discussion

    package name too long error

    Category: PCB Design

    By purikku22

    •

    updated over 13 years ago by purikku22

    2 replies • 15734 views
  • Discussion

    ORCAD TO EXPEDITION NETLIST CREATETION RUN TIME ERROR 53.

    Category: PCB Design

    By RKARTHI

    •

    started over 13 years ago

    0 replies • 14078 views
  • Discussion

    footprint creation does not create psm or ssm file

    Category: PCB Design

    By Wilson Lim

    •

    updated over 13 years ago by Wilson Lim

    5 replies • 18254 views
  • Discussion

    Length of net !

    Category: Allegro X PCB Editor

    By luanvn81

    •

    updated over 13 years ago by luanvn81

    2 replies • 15341 views
  • Discussion

    color dialog box

    Category: PCB Design

    By archive

    •

    updated over 13 years ago by Boma

    1 replies • 15840 views
  • Discussion

    Allegro Footprints section could not be located in Capture.ini.

    Category: PCB Design

    By Szabolcs88

    •

    started over 13 years ago

    0 replies • 14422 views
  • Discussion

    Assigning multiple pads to one pin

    Category: PCB Design

    By Szabolcs88

    •

    updated over 13 years ago by Szabolcs88

    2 replies • 21009 views
  • Discussion

    Is it possible for Custom Smooth or another function to relieve a spacing DRC?

    Category: PCB Design

    By CCR77

    •

    updated over 14 years ago by CCR77

    2 replies • 15376 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information