• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 10,995 Points
    • 3
      eDave
      eDave 7,566 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,103 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Assigning Net to Layer

    Category: PCB Design

    By modestt

    •

    updated over 13 years ago by Rik Lee

    3 replies • 15302 views
  • Discussion

    Not possible to remove unwanted voids

    Category: PCB Design

    By Prapz

    •

    updated over 13 years ago by Skip Turiel

    2 replies • 14609 views
  • Discussion

    Hi Speed Features

    Category: PCB Design

    By budnoel

    •

    updated over 13 years ago by steve

    1 replies • 13129 views
  • Discussion

    drc flag does not show when using relative prop. delay

    Category: PCB Design

    By Jamez

    •

    updated over 13 years ago by steve

    1 replies • 13638 views
  • Discussion

    Subcircuit 'X' used by 'Y' is undefined

    Category: PCB Design

    By ghhv2c

    •

    updated over 13 years ago by oldmouldy

    1 replies • 6833 views
  • Discussion

    Running Java program inside Project Manager

    Category: PCB Design

    By pcbnagaraj

    •

    updated over 13 years ago by Khurana

    3 replies • 14041 views
  • Discussion

    Stipple Patterns for tracks

    Category: PCB Design

    By vin5488

    •

    started over 13 years ago

    0 replies • 13010 views
  • Discussion

    Via Modeling in Allegro

    Category: PCB Design

    By jacobblog

    •

    started over 13 years ago

    0 replies • 12970 views
  • Discussion

    alias CDown

    Category: PCB Design

    By budnoel

    •

    updated over 13 years ago by GIL2004XP

    1 replies • 13721 views
  • Discussion

    Dynamic Grid settings

    Category: PCB Design

    By vin5488

    •

    updated over 13 years ago by steve

    1 replies • 13643 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information