• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    REG:DDR3 ROUTING

    Category: PCB Design

    By girish

    •

    updated over 14 years ago by Mstrghettorigg

    2 replies • 915 views
  • Discussion

    Incorrect number of interface nodes

    Category: PCB Design

    By RoyM

    •

    updated over 14 years ago by RoyM

    4 replies • 18242 views
  • Discussion

    read & write from C++

    Category: PCB Design

    By Sohrab

    •

    updated over 14 years ago by Alok Tripathi

    2 replies • 1247 views
  • Discussion

    move the component

    Category: Allegro X PCB Editor

    By cm123

    •

    updated over 14 years ago by alanf

    6 replies • 15776 views
  • Discussion

    Orcad to Allegro netlist: Net names in a hierarchical design

    Category: PCB Design

    By archive

    •

    updated over 14 years ago by archive

    2 replies • 15806 views
  • Discussion

    Problem with 12-pulse controlled rectifier (PSPICE)

    Category: PCB Design

    By Gravy

    •

    updated over 14 years ago by Alok Tripathi

    1 replies • 14533 views
  • Discussion

    Connect to PSPICE through command line

    Category: PCB Design

    By Sohrab

    •

    updated over 14 years ago by irishmelode

    3 replies • 16814 views
  • Discussion

    NC Drill File Questions

    Category: PCB Design

    By David Yackman

    •

    updated over 14 years ago by oldmouldy

    3 replies • 16891 views
  • Discussion

    Closing skill file problem.

    Category: Allegro X PCB Editor

    By eDaNoy

    •

    updated over 14 years ago by fxffxf

    1 replies • 14387 views
  • Discussion

    Orcad Capture intial net name

    Category: PCB Design

    By MarkusWe

    •

    updated over 14 years ago by MarkusWe

    1 replies • 14347 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information