• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 51 Points
    • 2
      steve
      steve 40 Points
    • 3
      Robert Finley
      Robert Finley 30 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 25 Points
    • 5
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Diff pair resize/respace in 16.3 allegro

    Category: PCB Design

    By shilpa

    •

    updated over 14 years ago by shilpa

    3 replies • 1575 views
  • Discussion

    Concept HDL Group Rotation

    Category: PCB Design

    By hosamani

    •

    updated over 14 years ago by Jerry GenPart

    1 replies • 14554 views
  • Discussion

    Avoiding Text in Etch layer -keepin DRC errors

    Category: PCB Design

    By themaccabee

    •

    updated over 14 years ago by steve

    3 replies • 1431 views
  • Discussion

    Footprints problems

    Category: PCB Design

    By fighter84

    •

    updated over 14 years ago by fighter84

    4 replies • 16355 views
  • Discussion

    How to select a footprint to match component

    Category: PCB Design

    By Dhiraj

    •

    updated over 14 years ago by Dhiraj

    6 replies • 20595 views
  • Discussion

    how to fix trace width

    Category: PCB Design

    By tnehchuan

    •

    updated over 14 years ago by Anaxroche

    1 replies • 14866 views
  • Discussion

    Problem with obtaining correct bounding box

    Category: Allegro X PCB Editor

    By KetCadence

    •

    updated over 14 years ago by KetCadence

    2 replies • 15626 views
  • Discussion

    Reflection Simulation with Fast Corner does not generate full report data

    Category: PCB Design

    By Ravinder

    •

    started over 14 years ago

    0 replies • 12849 views
  • Discussion

    Inserting a blind and a buried via???

    Category: PCB Design

    By archive

    •

    updated over 14 years ago by steve

    20 replies • 27674 views
  • Discussion

    split/void a plane

    Category: PCB Design

    By tnehchuan

    •

    updated over 14 years ago by C Shiva

    1 replies • 1465 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information