• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Allegro PCB Editor 16.6 hangs Locked

    14466 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    Write "Net Single Pin and No Pin" Allegro report into a spreadsheet

    6291 views
    6 replies
    Latest over 10 years ago
    by BinduSripad
  • Discussion

    What's a Good Way of Automatically Assigning a Clearance from a Plane to a Pin or Class of Pins? Locked

    1879 views
    1 reply
    Latest over 10 years ago
    by redwire
  • Discussion

    Breaking down foot print libraries into categories Locked

    18269 views
    8 replies
    Latest over 10 years ago
    by zcam
  • Discussion

    PCB is cluttered with irrelevant details Locked

    13459 views
    3 replies
    Latest over 10 years ago
    by Andrew Lohmann
  • Discussion

    PCBlibraries Locked

    13396 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    Allegro is not working properly Locked

    14801 views
    1 reply
    Latest over 10 years ago
    by oldmouldy
  • Discussion

    Capture Unable to generate PCB Editor netlist files Locked

    13774 views
    1 reply
    Latest over 10 years ago
    by oldmouldy
  • Discussion

    estimate inductance of PCB trace? Locked

    17758 views
    4 replies
    Latest over 10 years ago
    by doginwater
  • Discussion

    Place bounds in Gerbers Locked

    14170 views
    3 replies
    Latest over 10 years ago
    by redwire
  • Discussion

    Distinguish net names Locked

    13937 views
    3 replies
    Latest over 10 years ago
    by shangwu
  • Discussion

    Extracting Net properties from Orcad schematic. Locked

    13982 views
    0 replies
    Started over 10 years ago
    by Roger G
  • Discussion

    SKILL function to 'get' the DRC Marker Size set by user in 'Design Parameters' window

    2351 views
    3 replies
    Latest over 10 years ago
    by B Bruekers
  • Discussion

    BOM HDL - Parts of Same Vendor Part Number not Grouped Locked

    515 views
    0 replies
    Started over 10 years ago
    by maberu
  • Discussion

    non plated mechanical pin no clearance to copper ? Locked

    13799 views
    1 reply
    Latest over 10 years ago
    by Lennie
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information