• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Welcome to the Allegro PCB Editor Forum Locked

    20018 views
    4 replies
    Latest over 11 years ago
    by archive
  • Discussion

    TCL scripting to get fewer property fields in generated PDF Locked

    14038 views
    1 reply
    Latest over 11 years ago
    by hmkr
  • Discussion

    Annotate heterogenous parts in complex hierarchical designs Locked

    15871 views
    1 reply
    Latest over 11 years ago
    by JensRasmussen
  • Discussion

    OrCAD Capture TCL Locked

    16828 views
    3 replies
    Latest over 11 years ago
    by greenbird
  • Discussion

    OptimizePI Frequency/Time Range sweep Locked

    443 views
    0 replies
    Started over 11 years ago
    by Robertwd
  • Discussion

    Can anyone share DDR2, DDR3 Jedec UDIMM design files?

    14173 views
    0 replies
    Started over 11 years ago
    by Anonymous
  • Discussion

    is it possible to add custom property for shape ?? Locked

    15064 views
    3 replies
    Latest over 11 years ago
    by steve
  • Discussion

    Signal Integrity Simulation

    16395 views
    2 replies
    Latest over 11 years ago
    by suzzi
  • Discussion

    What's this V line? (it's Not Clines)

    1359 views
    1 reply
    Latest over 11 years ago
    by fxffxf
  • Discussion

    Schematic property cleanup in Capture 16.6 Locked

    18385 views
    2 replies
    Latest over 11 years ago
    by mlenander
  • Discussion

    Allegro Free Physical Viewer v16.6 takes minutes to load on new PC Locked

    13956 views
    0 replies
    Started over 11 years ago
    by JKok
  • Discussion

    circuit board manufacturing Locked

    13529 views
    0 replies
    Started over 11 years ago
    by Alex2000
  • Discussion

    PSpice Capture Lite Error No Pspice Template Locked

    51416 views
    26 replies
    Latest over 11 years ago
    by mvaseem
  • Discussion

    How to check break wires in DRC? Locked

    14826 views
    3 replies
    Latest over 11 years ago
    by xiaoyi594
  • Discussion

    Modify Vertex Location

    14344 views
    1 reply
    Latest over 11 years ago
    by eDave
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information