• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to use the Orcad Capture TCL command to find Objects connect by a selecting wire Locked

    14739 views
    0 replies
    Started over 11 years ago
    by Cheeee
  • Discussion

    Is Bold Text Possible? Locked

    16601 views
    2 replies
    Latest over 11 years ago
    by mcatramb91
  • Discussion

    Global Schematic Page Properties, Page Size change for Existing Design in Allegro Design Entry CIS (Cadence 16.6) Locked

    14127 views
    0 replies
    Started over 11 years ago
    by Bala1
  • Discussion

    Finding if a Cline is fully inside a Polygon(shape)

    3435 views
    5 replies
    Latest over 11 years ago
    by eDave
  • Discussion

    Does IBIS to Pspice Converter Work in ORCAD Lite 16.6.S022? Locked

    14762 views
    2 replies
    Latest over 11 years ago
    by GDAGDA
  • Discussion

    Routing on top and bottom side is possible with any option on etch??? Locked

    13940 views
    1 reply
    Latest over 11 years ago
    by steve
  • Discussion

    OrCAD16.6 DRC Error: ERROR(ORCAP-2207): Check Bus width mismatch Locked

    6940 views
    4 replies
    Latest over 11 years ago
    by Hossein1357
  • Discussion

    DRC & Create Netlist Error(ORCAP-36041): Duplicate Pin Name. Please renumber one of these. Locked

    11983 views
    6 replies
    Latest over 11 years ago
    by Hossein1357
  • Discussion

    How to make a program run as a non-blocking command?

    17160 views
    7 replies
    Latest over 11 years ago
    by thewill2live
  • Discussion

    Library Conversion form layout to editor is possible? Locked

    14175 views
    2 replies
    Latest over 11 years ago
    by Dhamodharann
  • Discussion

    Symbols not found? Locked

    19001 views
    2 replies
    Latest over 11 years ago
    by StStark
  • Discussion

    Assign Pattern option ( disable or a way to set it ) Locked

    17275 views
    8 replies
    Latest over 11 years ago
    by mcatramb91
  • Discussion

    Using Skill to create a Padstack with a Thermal subclass that has geometry set to "Flash"

    2265 views
    2 replies
    Latest over 11 years ago
    by thewill2live
  • Discussion

    How to use the some set of vias under the top to bottom layers? Locked

    13141 views
    0 replies
    Started over 11 years ago
    by Dhamodharann
  • Discussion

    After editing the schematic part, the symbols are not get updated in board? Locked

    14576 views
    3 replies
    Latest over 11 years ago
    by Dhamodharann
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information