• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Changing Xnet names Locked

    14703 views
    2 replies
    Latest over 13 years ago
    by Mstrghettorigg
  • Discussion

    APD [Allegro Package Designer] Enquiries

    15196 views
    1 reply
    Latest over 13 years ago
    by aCraig
  • Discussion

    how to accurately add pins and components in PCB Editor? Locked

    14830 views
    2 replies
    Latest over 13 years ago
    by lynsey
  • Discussion

    Resize Reference Designators in PCB Design L? Locked

    16161 views
    5 replies
    Latest over 13 years ago
    by redwire
  • Discussion

    Updating design padstacks Locked

    15330 views
    1 reply
    Latest over 13 years ago
    by Roger BFS
  • Discussion

    Need guidance on how to select nets, pads, and vias with a certain property

    25310 views
    19 replies
    Latest over 13 years ago
    by Ejlersen
  • Discussion

    Cannot resize overlapping rectangle without losing focus Locked

    13638 views
    0 replies
    Started over 13 years ago
    by Martin J
  • Discussion

    Connecting Dynamic shape and SMD pads of same net Locked

    18699 views
    2 replies
    Latest over 13 years ago
    by stump1019
  • Discussion

    OrCAD Vs Design Entry HDL ( Concept HDL) Locked

    21013 views
    1 reply
    Latest over 13 years ago
    by steve
  • Discussion

    DRC reports error, when there is no error Locked

    14405 views
    1 reply
    Latest over 13 years ago
    by steve
  • Discussion

    Amazing problem while generating BOM Locked

    20633 views
    8 replies
    Latest over 13 years ago
    by sunscocool
  • Discussion

    DRC does not check for Thru via to Thru via space of a same net Locked

    16668 views
    2 replies
    Latest over 13 years ago
    by Kabal
  • Discussion

    Rotating blocks of pins

    16829 views
    2 replies
    Latest over 13 years ago
    by aCraig
  • Discussion

    BLF1822-10 Locked

    14037 views
    2 replies
    Latest over 13 years ago
    by ScottCad
  • Discussion

    Orcad Layout - Create gerber files to PCB prototyping Locked

    2731 views
    1 reply
    Latest over 13 years ago
    by tltoth
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information