• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to export NetList from OrCAD Capture CIS(SCHEMATIC) to Allegro(BOARD) Locked

    10769 views
    1 reply
    Latest over 14 years ago
    by oldmouldy
  • Discussion

    How to preselect Checkplus rules for different teams Locked

    13067 views
    1 reply
    Latest over 14 years ago
    by Samuel Zhang
  • Discussion

    add a time interval (delay) in a loop

    14469 views
    2 replies
    Latest over 14 years ago
    by SkilSiao
  • Discussion

    Error initializing COM property pages Doing netlist with cadence 16.3 under windows 7 Locked

    13345 views
    1 reply
    Latest over 14 years ago
    by oldmouldy
  • Discussion

    Looking for PCB designer with v15.7 to help with several small layout projects Locked

    12994 views
    2 replies
    Latest over 14 years ago
    by pcbemc
  • Discussion

    what is my best way to combine two files? Locked

    17963 views
    6 replies
    Latest over 14 years ago
    by pcbemc
  • Discussion

    Check for crossing segments before axlDBCreateShape

    14426 views
    2 replies
    Latest over 14 years ago
    by eDave
  • Discussion

    Design approach Locked

    12874 views
    2 replies
    Latest over 14 years ago
    by purikku22
  • Discussion

    pcb editor 16.3 problem Locked

    12490 views
    0 replies
    Started over 14 years ago
    by Dtlmass
  • Discussion

    Selecting Allegro PCB Editor parts from OrCAD file Locked

    14412 views
    3 replies
    Latest over 14 years ago
    by Mstrghettorigg
  • Discussion

    Create component

    15131 views
    6 replies
    Latest over 14 years ago
    by Ejlersen
  • Discussion

    Design Rule Check Error Locked

    14134 views
    1 reply
    Latest over 14 years ago
    by pcb viet nam
  • Discussion

    Hiring PCB Layout Designer Locked

    13448 views
    2 replies
    Latest over 14 years ago
    by pcb viet nam
  • Discussion

    Design Reuse - module nets turn to "dummy nets" and ref des not grabbing suffix - Allegro 16.5 (Design Entry HDL) Locked

    394 views
    0 replies
    Started over 14 years ago
    by KoolKat
  • Discussion

    Migrating old .llb footprints_delete "IS2" layer Locked

    1042 views
    4 replies
    Latest over 14 years ago
    by engineer123
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information