• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Extra component on board Locked

    14686 views
    3 replies
    Latest over 15 years ago
    by Randy R
  • Discussion

    DxDesigner schematic to allegro netlist .... Locked

    15742 views
    1 reply
    Latest over 15 years ago
    by luvishis
  • Discussion

    How to convert Orcad Layout (.MAX) to PCB Editor (.brd) ? Locked

    19168 views
    2 replies
    Latest over 15 years ago
    by Raam
  • Discussion

    OrCAD Capture - cannot set default fonts Locked

    7503 views
    2 replies
    Latest over 15 years ago
    by Allan M
  • Discussion

    How to best handle component fiducials? Locked

    15659 views
    4 replies
    Latest over 15 years ago
    by EvanShultz
  • Discussion

    Reg:Shortcut key's to switch between Film layers Locked

    8559 views
    6 replies
    Latest over 15 years ago
    by C Shiva
  • Discussion

    Clearances in positive plane shapes. Locked

    13708 views
    0 replies
    Started over 15 years ago
    by mrbudd
  • Discussion

    Replace Obsolete Symbols Locked

    14193 views
    1 reply
    Latest over 15 years ago
    by Cadpro2K
  • Discussion

    Drill holes drifting off center Locked

    14103 views
    1 reply
    Latest over 15 years ago
    by Bitmap
  • Discussion

    DRA rule sets Locked

    13527 views
    0 replies
    Started over 15 years ago
    by HWDesigner
  • Discussion

    Allegro 'show measure' units Locked

    15630 views
    3 replies
    Latest over 15 years ago
    by EvanShultz
  • Discussion

    Previous Error message posting (SPMHGE-7) Locked

    13863 views
    0 replies
    Started over 15 years ago
    by Carvey
  • Discussion

    what is DFA analysis in cadance allegro 16.2 Locked

    14087 views
    1 reply
    Latest over 15 years ago
    by oldmouldy
  • Discussion

    (Setup/Hold) DerVal (High/Low) in bus simulation is NA Locked

    1020 views
    2 replies
    Latest over 15 years ago
    by Rong
  • Discussion

    Reg:Same Net DRC Locked

    1759 views
    3 replies
    Latest over 15 years ago
    by girish
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information