• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Convert brd file from 15.x to 14.2 version. Locked

    20600 views
    12 replies
    Latest over 18 years ago
    by archive
  • Discussion

    Concept HDL DATABASE INTEGRATION Locked

    13682 views
    1 reply
    Latest over 18 years ago
    by archive
  • Discussion

    CDNLive! 2007 Webinar Series for PCB Design Locked

    12937 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Netlist issue with footprint format problem Locked

    12854 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Adopting existing etch Locked

    13960 views
    4 replies
    Latest over 18 years ago
    by archive
  • Discussion

    About eco.txt Locked

    16696 views
    3 replies
    Latest over 18 years ago
    by archive
  • Discussion

    Triangle marker Locked

    15880 views
    3 replies
    Latest over 18 years ago
    by archive
  • Discussion

    How to setup design rules for one chip? Locked

    13688 views
    2 replies
    Latest over 18 years ago
    by archive
  • Discussion

    Allegro choice difference? Locked

    13193 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Highlight Dummy_Nets Locked

    14250 views
    4 replies
    Latest over 18 years ago
    by archive
  • Discussion

    Package to package spacing Locked

    20664 views
    9 replies
    Latest over 18 years ago
    by archive
  • Discussion

    VRM Parameters? Locked

    13306 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Allegro Design Workbench Locked

    12906 views
    0 replies
    Started over 18 years ago
    by archive
  • Discussion

    Detailed Segment XTlk report contains intra Diff Pair Coupling Locked

    13556 views
    1 reply
    Latest over 18 years ago
    by archive
  • Discussion

    Translating orcad footprint to allegro footprint without Transolb.exe Locked

    16827 views
    5 replies
    Latest over 18 years ago
    by archive
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information