• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    how to customize right click menu in adexl data view window and add save option Locked

    15227 views
    2 replies
    Latest over 7 years ago
    by sjwprc
  • Discussion

    Retain settings in Visualisation & Analysis Tool Locked

    2495 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Parameterization feature of ADE-XL does not work with Schematic Pcells Locked

    15093 views
    5 replies
    Latest over 7 years ago
    by MFahmy
  • Discussion

    how to measure corner frquency in verilogA Locked

    15975 views
    5 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    question on acmatch sim in spectre Locked

    15115 views
    2 replies
    Latest over 7 years ago
    by vamshiky
  • Discussion

    Two Pins on the one wire Locked

    16948 views
    4 replies
    Latest over 7 years ago
    by MatthewLove
  • Discussion

    Preventing the config view from defaulting to AMS Locked

    15730 views
    2 replies
    Latest over 7 years ago
    by MatthewLove
  • Discussion

    Convert M1 bBox coordinates inside a hierarchy to upper hierarchy coordinates Locked

    17347 views
    8 replies
    Latest over 7 years ago
    by Leonardo Vinci
  • Discussion

    Find missing SilkScreen RefDes on board design Locked

    28611 views
    25 replies
    Latest over 7 years ago
    by eDave
  • Discussion

    Translating from PADS Locked

    14881 views
    2 replies
    Latest over 7 years ago
    by Fran D
  • Discussion

    Cannot release/reuse licence cache after 17.2 crash, recurring issue Locked

    3814 views
    1 reply
    Latest over 7 years ago
    by oldmouldy
  • Discussion

    Get window tabs/session Locked

    2003 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    How can I implement a sequential coverage? Locked

    14163 views
    0 replies
    Started over 7 years ago
    by sara8
  • Discussion

    how to turn off excessive net names displayed in icfb 5.141 schematic? Locked

    14184 views
    1 reply
    Latest over 7 years ago
    by DavidLou
  • Discussion

    Montecarlo simulation with Verilog-A and Python Locked

    17390 views
    4 replies
    Latest over 7 years ago
    by drdanmc
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information