• Discussion

  DX Designer to Design Entry HDL Locked

  13345 views
  2 replies
  Latest over 13 years ago
  by Mstrghettorigg
• Discussion

  Minimum apect ratio for fabrication Locked

  13598 views
  2 replies
  Latest over 13 years ago
  by padmaster
• Discussion

  Symbolics and Translation to IC61 Locked

  15025 views
  4 replies
  Latest over 13 years ago
  by Andrew Beckett
• Discussion

  references about CDL OUT in command line Locked

  14188 views
  1 reply
  Latest over 13 years ago
  by Andrew Beckett
• Discussion

  What happened to diff pair gathering in 16.5? Locked

  13698 views
  5 replies
  Latest over 13 years ago
  by padmaster
• Discussion

  How to put Region/Fence out of core boundary? Locked

  3690 views
  3 replies
  Latest over 13 years ago
  by Diegofer
• Discussion

  CDC Functional Checks taking too much time. Locked

  15002 views
  3 replies
  Latest over 13 years ago
  by arunvaidya
• Discussion

  Shift register random initialization - how to proceed ? Locked

  3210 views
  5 replies
  Latest over 13 years ago
  by Pavel47
• Discussion

  How to get instance name in symbol Locked

  18382 views
  5 replies
  Latest over 13 years ago
  by Sarvani
• Discussion

  ALLEGRO PCB SI Tutorials Locked

  15206 views
  3 replies
  Latest over 13 years ago
  by sriman123
• Discussion

  Layout display screen resolution!! Locked

  17949 views
  2 replies
  Latest over 13 years ago
  by bharath006
• Discussion

  HSPICE to spectre warning Locked

  17075 views
  6 replies
  Latest over 13 years ago
  by Andrew Beckett
• Discussion

  Model Library Locked

  14723 views
  5 replies
  Latest over 13 years ago
  by Andrew Beckett
• Discussion

  what are rgbi and rgbd ?? Locked

  16240 views
  3 replies
  Latest over 13 years ago
  by Andrew Beckett
• Discussion

  Sorting a file in skill Locked

  14177 views
  1 reply
  Latest over 13 years ago
  by Andrew Beckett