• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Expression coverage understanding Locked

    18473 views
    2 replies
    Latest over 14 years ago
    by Prachi1
  • Discussion

    how to place component Locked

    13371 views
    2 replies
    Latest over 14 years ago
    by Cad Engineer
  • Discussion

    How to pick component center point Locked

    12707 views
    0 replies
    Started over 14 years ago
    by Cad Engineer
  • Discussion

    Define an Axis in XL sensitivity analysis Locked

    13409 views
    0 replies
    Started over 14 years ago
    by JustinF
  • Discussion

    MOSFET Spice Model - Temperature Pin Locked

    4555 views
    2 replies
    Latest over 14 years ago
    by Funkensprung
  • Discussion

    Form learning Help

    13405 views
    1 reply
    Latest over 14 years ago
    by Nagaraj Shanmu
  • Discussion

    netlist generation w/ Orcad 16.2 vs 16.3 Locked

    14134 views
    4 replies
    Latest over 14 years ago
    by paragc
  • Discussion

    Across the board update to Property Editor field Locked

    13604 views
    4 replies
    Latest over 14 years ago
    by GarEngLLC
  • Discussion

    DxDesigner/Allegro combo Locked

    1505 views
    1 reply
    Latest over 14 years ago
    by Goblin60
  • Discussion

    Ratnest possible or not Locked

    13431 views
    3 replies
    Latest over 14 years ago
    by Khurana
  • Discussion

    How can I view a (.brd) file created on cadance 16.3 on a 16.2 Locked

    17032 views
    1 reply
    Latest over 14 years ago
    by oldmouldy
  • Discussion

    Verify placement of particular sub module (hierarchy) into dedicated area. Locked

    13887 views
    2 replies
    Latest over 14 years ago
    by Yemelya
  • Discussion

    Add user defined tools in the Cadence Analog Design Environment! Locked

    14684 views
    4 replies
    Latest over 14 years ago
    by zfengINL
  • Discussion

    how to set design origin (0,0) Locked

    9235 views
    1 reply
    Latest over 14 years ago
    by steve
  • Discussion

    How to print and/or view leff(r_l) & weff(r_w) in subckt body resistor and terminal resistors after Spectre simulation Locked

    726 views
    0 replies
    Started over 14 years ago
    by Paulux
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information