• Discussion

  ADE-XL error Locked

  17437 views
  1 reply
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  How do I verify my pcells in LVS and DRC? Locked

  13748 views
  1 reply
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  Looking for a way to alter VT function Locked

  14308 views
  1 reply
  Latest over 15 years ago
  by MarkSummers
• Discussion

  Cell view in encounter shifted Locked

  13323 views
  0 replies
  Started over 15 years ago
  by diablo
• Discussion

  Help in research Locked

  689 views
  1 reply
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  how does APS handle 0-V DC sources? Is iprobe better? Locked

  14017 views
  3 replies
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  How to Calculate OAR in pcb layout Locked

  13616 views
  1 reply
  Latest over 15 years ago
  by oldmouldy
• Discussion

  Verilog-A large-signal model for a fixed-fixed beam RF MEMS capacitive switch, switched capacitor and varactor Locked

  14033 views
  0 replies
  Started over 15 years ago
  by vcaeken
• Discussion

  regarding float to string conversion Locked

  20019 views
  4 replies
  Latest over 15 years ago
  by fazul
• Discussion

  reg pregen & postgen Locked

  1059 views
  2 replies
  Latest over 15 years ago
  by golson
• Discussion

  Mousefunctionality IC5 in IC6 Locked

  14636 views
  2 replies
  Latest over 15 years ago
  by chanakaya
• Discussion

  Design simulation (Lib generation) with Encounter Library characterizer Locked

  14197 views
  3 replies
  Latest over 15 years ago
  by Keeshik
• Discussion

  Continuing transient analysis Locked

  6210 views
  2 replies
  Latest over 15 years ago
  by StreamCX
• Discussion

  layer purpose pair?? Locked

  16936 views
  1 reply
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  How to preload a memory in a design using Tcl scripts in NCSIM Locked

  16883 views
  2 replies
  Latest over 15 years ago
  by Arrun