• Discussion

  Cadence is no longer providing Software on Media - Download only Locked

  1933 views
  5 replies
  Latest over 17 years ago
  by redwire
• Discussion

  how to correlate the correct RC factor?(SoC encounter) Locked

  3934 views
  1 reply
  Latest over 17 years ago
  by BobD
• Discussion

  Constraining virtual pins in Specctra Locked

  12848 views
  0 replies
  Started over 17 years ago
  by mvonahnen
• Discussion

  Regarding skill libraray Locked

  12948 views
  1 reply
  Latest over 17 years ago
  by steve
• Discussion

  Problem Exporting DXF Locked

  12718 views
  0 replies
  Started over 17 years ago
  by LRCohen
• Discussion

  Differential pairs disappears in CMGR Locked

  14176 views
  3 replies
  Latest over 17 years ago
  by BillZ
• Discussion

  Getting list of all the power domain nets Locked

  14588 views
  1 reply
  Latest over 17 years ago
  by JZ Huo
• Discussion

  Help to make a partial vias replacement Locked

  13589 views
  4 replies
  Latest over 17 years ago
  by Javinder
• Discussion

  Help with how to transfer a user defined property in orcad capture to PCB editor Locked

  20026 views
  9 replies
  Latest over 17 years ago
  by redwire
• Discussion

  Measuring transient currents using Ocean Locked

  15357 views
  3 replies
  Latest over 17 years ago
  by coco009
• Discussion

  local footprint Locked

  16965 views
  9 replies
  Latest over 17 years ago
  by Romme
• Discussion

  FSDB dump using IUS6.2-p1 Locked

  17403 views
  2 replies
  Latest over 17 years ago
  by adua
• Discussion

  regarding calculation of leakage current Locked

  17560 views
  2 replies
  Latest over 17 years ago
  by rkkhandelwal
• Discussion

  Determine if a file is accessible under unix Locked

  14486 views
  2 replies
  Latest over 17 years ago
  by useratcad
• Discussion

  How to mirror VHDL signal in verilog Top Test bench Locked

  21386 views
  4 replies
  Latest over 17 years ago
  by adua