• Discussion

  Logic Gates Circuit -to- VHDL -to- IC ?? Locked

  1122 views
  0 replies
  Started 7 months ago
  by HA202505189520
• Suggested Answer

  Find the GND connected to the pin 0

  1142 views
  1 reply
  Latest 7 months ago
  by CadAP
• Answered

  Bill of materials +1

  809 views
  2 replies
  Latest 7 months ago
  by XB202505151455
• Suggested Answer

  report file 0

  3260 views
  8 replies
  Latest 7 months ago
  by Hoangkhoipcb
• Discussion

  The spec of adexl Locked

  2330 views
  3 replies
  Latest 7 months ago
  by dogman4
• Suggested Answer

  WARNING(SPMHNI-297): Component instance property overwrite detected 0

  868 views
  1 reply
  Latest 7 months ago
  by JuanCR
• Not Answered

  Presto Bugs Report 0

  1098 views
  1 reply
  Latest 7 months ago
  by DG202504226528
• Discussion

  Spectre error: parameter range violation Locked

  2105 views
  1 reply
  Latest 7 months ago
  by Andrew Beckett
• Suggested Answer

  Cadence Allegro 17.4-2019 not responding when launching on Windows 11 22H2 0

  7142 views
  2 replies
  Latest 7 months ago
  by EM202505131830
• Suggested Answer

  Python based scripting on Cadence SPB 0

  5036 views
  14 replies
  Latest 7 months ago
  by particlereddy
• Discussion

  run plan - pass a filepath though the calcVal() function Locked

  553 views
  1 reply
  Latest 7 months ago
  by cnicola
• Discussion

  How to traverse layout hierarchy? Locked

  2288 views
  1 reply
  Latest 7 months ago
  by psill00
• Discussion

  Clock as Data Constraints Locked

  2339 views
  0 replies
  Started 7 months ago
  by correllj
• Discussion

  Automating Channel Flow Simulation Using Fidelity Python API: A Step-by- Step Guide

  791 views
  0 replies
  Started 7 months ago
  by Gaurav
• Discussion

  creating output expression while doing parametric sweep Locked

  2307 views
  1 reply
  Latest 7 months ago
  by Volker T