• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Allegro - Tip of the week: Degas hole spacing between adjacent layers

    433 views
    0 replies
    Started 7 months ago
    by Gowtham P
  • Not Answered

    Resizing Graphical Line in Part 0

    1219 views
    2 replies
    Latest 7 months ago
    by karthikeyank
  • Not Answered

    Console command _PAGEInsert with key "noconfirm" 0

    1486 views
    2 replies
    Latest 7 months ago
    by Igor S
  • Not Answered

    We value your Input – Help bridging Forum Content Gaps 0

    2548 views
    1 reply
    Latest 7 months ago
    by LD202507084924
  • Discussion

    Parasitic Extraction (PEX) - Tool Migration from IC6 to IC23 Locked

    609 views
    1 reply
    Latest 7 months ago
    by Andrew Beckett
  • Discussion

    Issue on Running simulation with VerilogA and SystemVerilog in virtuoso - Z output Locked

    1569 views
    1 reply
    Latest 7 months ago
    by engineer27
  • Answered

    unconnected PIN error of mechanical holes with same Nets-Name 0

    2205 views
    2 replies
    Latest 7 months ago
    by Xiaofeng
  • Discussion

    deRegApp doesn't work Locked

    1045 views
    4 replies
    Latest 7 months ago
    by XY202503208123
  • Not Answered

    Does AWR have a tool that automatically converts lumped element inductor to transmission line? 0

    3963 views
    5 replies
    Latest 7 months ago
    by OscPn
  • Suggested Answer

    How to fix this power plane discrepancy when exporting odb++ from brd 0

    3303 views
    9 replies
    Latest 7 months ago
    by EA202507041851
  • Discussion

    Illegal argument for signal access function [4.3(AMSLRM)]. Verilog AMS error. Locked

    1364 views
    1 reply
    Latest 7 months ago
    by Saloni Chhabra
  • Suggested Answer

    Import Logic/Netlist using SKILL 0

    3136 views
    5 replies
    Latest 7 months ago
    by Hoangkhoipcb
  • Discussion

    create DSPF/SPICE cellView using SKILL Locked

    1807 views
    6 replies
    Latest 7 months ago
    by Andrew Beckett
  • Not Answered

    Issue with power planes when exporting ODB++ from BRD 0

    2109 views
    2 replies
    Latest 7 months ago
    by EA202507041851
  • Not Answered

    Via placement issues on simple DOE 0

    1917 views
    1 reply
    Latest 7 months ago
    by Elecguy
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information