• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Z-Copy. Shape will be filled

    15865 views
    6 replies
    Latest over 5 years ago
    by Wild
  • Discussion

    Help with rdbWriteToFormat Locked

    12988 views
    2 replies
    Latest over 5 years ago
    by prokie
  • Discussion

    How to refresh the SKILL form?

    8702 views
    1 reply
    Latest over 5 years ago
    by Eric Jordan
  • Discussion

    Analysis mode window docked/fit to right corner of screen and doesn't move or resize Locked

    1066 views
    0 replies
    Started over 5 years ago
    by Micheal schenk
  • Discussion

    OrCAD netlist error: Cannot find primitive part for primitive instance Locked

    13305 views
    0 replies
    Started over 5 years ago
    by AName
  • Discussion

    Is there a command to return the index of an element if it exists in a list or array? Locked

    19992 views
    3 replies
    Latest over 5 years ago
    by CADcasualty
  • Discussion

    How to change default schematic symbol colors Locked

    15084 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    help with branch decision on layout heirarchy and DbConcatTransform Locked

    14351 views
    3 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Reduce STEP File Size Locked

    15528 views
    1 reply
    Latest over 5 years ago
    by redwire
  • Discussion

    Is there a way to give a procedure access to it's argument list as a string? Locked

    2113 views
    3 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Symbolic (Analytical) Transfer function from Cadence (XF/PZ) for Simulink modeling Locked

    5945 views
    4 replies
    Latest over 5 years ago
    by willTspriggs
  • Discussion

    Formal Verification Approach for I2C Slave Locked

    16815 views
    1 reply
    Latest over 5 years ago
    by calciuiulian
  • Discussion

    Formal Verification Approach for I2C Slave Locked

    12857 views
    0 replies
    Started over 5 years ago
    by calciuiulian
  • Discussion

    how to read/modify the time/value pairs of vpwl/ipwl sources from analogLib in skill Locked

    1945 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    VCCAP Usage and Documentation Locked

    25801 views
    18 replies
    Latest over 5 years ago
    by EEE student
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information