• Discussion

  Cadence Calibre LVS Error with missing connection. Locked

  17182 views
  1 reply
  Latest over 6 years ago
  by Andrew Beckett
• Discussion

  regular pad flash and odb++ output Locked

  15798 views
  6 replies
  Latest over 6 years ago
  by FormerMember
• Discussion

  Visibility to "component value" property in Edit/Properties dialog?

  8550 views
  7 replies
  Latest over 6 years ago
  by Choloe Anne
• Discussion

  17.4 Design Sync, parts without footprint Locked

  19092 views
  3 replies
  Latest over 6 years ago
  by Peter Voorhees
• Discussion

  How to define via structure in allegro /Orcad 17.x Locked

  15528 views
  0 replies
  Started over 6 years ago
  by GK MN
• Discussion

  United Kingdom 17.4 Orcad Users Locked

  13514 views
  1 reply
  Latest over 6 years ago
  by steve
• Discussion

  spectre captab: 1) negative capacitance 2) not reciprocal values Locked

  18203 views
  4 replies
  Latest over 6 years ago
  by ZoltanT
• Discussion

  Can I link a inductor part to resistor part by using CIS variant design? Locked

  14721 views
  2 replies
  Latest over 6 years ago
  by Boqian Jiang
• Discussion

  TH pin does not connect to a shape of the same assigne net Locked

  19352 views
  11 replies
  Latest over 6 years ago
  by CadAce2K
• Discussion

  Shape to route keepout gap? Locked

  17287 views
  8 replies
  Latest over 6 years ago
  by Descoteaux78
• Discussion

  Any Way to identify double hits (Via)?

  47998 views
  36 replies
  Latest over 6 years ago
  by eDave
• Discussion

  SMD pin to SMD pin DRC errors when adding teardrops Locked

  21778 views
  17 replies
  Latest over 6 years ago
  by jc teyssier
• Discussion

  save and restart in ams simulator Locked

  16008 views
  2 replies
  Latest over 6 years ago
  by Praveenvenk19
• Discussion

  Drill file error Locked

  19566 views
  7 replies
  Latest over 6 years ago
  by Dale Peterson
• Discussion

  Silkscreen(Refdes) Alignment Locked

  1051 views
  0 replies
  Started over 6 years ago
  by AMMU CV