• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Does hbnoise support the ideal switch from analogLib? Locked

    18317 views
    6 replies
    Latest over 6 years ago
    by VLSIiitm
  • Discussion

    Transfer occurrence property to instance property Locked

    13479 views
    0 replies
    Started over 6 years ago
    by appi
  • Discussion

    Renaming instances with a pattern in its name to a new pattern Locked

    17498 views
    4 replies
    Latest over 6 years ago
    by Anuj G
  • Discussion

    DRC: shape to route keepout spacing Locked

    20730 views
    5 replies
    Latest over 6 years ago
    by Dale Peterson
  • Discussion

    Unable to generate artwork because of polarity issue & unable to delete layer. Locked

    2130 views
    1 reply
    Latest over 6 years ago
    by oldmouldy
  • Discussion

    library path issue

    14085 views
    1 reply
    Latest over 6 years ago
    by Fakhri
  • Discussion

    Noise Analysis for Modulated Noise Using Verilog-A Modelling Locked

    16415 views
    1 reply
    Latest over 6 years ago
    by Frank Wiedmann
  • Discussion

    Exporting ADE-L Design Variables into a CSV file Locked

    17839 views
    3 replies
    Latest over 6 years ago
    by Volker T
  • Discussion

    Are there any specific gotchas for using OCEAN with SKILL++? Locked

    14153 views
    2 replies
    Latest over 6 years ago
    by LDIL
  • Discussion

    Combining Different board files Locked

    13807 views
    3 replies
    Latest over 6 years ago
    by RFinley
  • Discussion

    Saving terminal currents of extracted circuit breaks harmonic balance simulation Locked

    13946 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Get simulation state name of an ADE-L session Locked

    14857 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    How to save wave as text information rather than wave plot Locked

    14376 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Interface port coercion Locked

    21708 views
    3 replies
    Latest over 6 years ago
    by OmidTaheri
  • Discussion

    How to disable/enable a device in schematic pcell while netlisting Locked

    5339 views
    4 replies
    Latest over 6 years ago
    by kalikrishna
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information