• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Silkscreen view in ALL is different with SILK_TOP View after editing Locked

    13489 views
    1 reply
    Latest over 6 years ago
    by excellon1
  • Discussion

    Print Noise Summary. What is the noise unit for currents? Locked

    15264 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Multi Dimensional Plot using parametric analysis Locked

    16198 views
    2 replies
    Latest over 6 years ago
    by Nader Fathy
  • Discussion

    Matching XNET1 + XNET2 LENGTH TO XNET1 + XNET3 LENGTH TO OTHER NETS. Locked

    13922 views
    1 reply
    Latest over 6 years ago
    by steve
  • Discussion

    Simulating invertion layer(channel) creation time in MOSFET Locked

    7402 views
    7 replies
    Latest over 6 years ago
    by FormerMember
  • Discussion

    How to ignore some instances from LVS in layout design Locked

    16100 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Can we generate LTE Modulated Signals in Spectre RF ? Locked

    15738 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    how to generate spectre netlist for all the schematics in 1 lib ? Locked

    19675 views
    11 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Encounter Locked

    14166 views
    2 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    output log shows sim finish, but assembler result still runing Locked

    16304 views
    3 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Current state of the IC Design industry in the US Locked

    13498 views
    0 replies
    Started over 6 years ago
    by charm16
  • Discussion

    Matlab filtered PRBS inport in Cadence. Locked

    15318 views
    3 replies
    Latest over 6 years ago
    by Frank Wiedmann
  • Discussion

    ERROR (SPECTRE-16080): No DC solution found (no convergence). Locked

    18542 views
    1 reply
    Latest over 6 years ago
    by RiadKaced
  • Discussion

    IC5141 core dump when launching icfb Locked

    14904 views
    2 replies
    Latest over 6 years ago
    by RiadKaced
  • Discussion

    Allowing Swapping Pins on the FPGA in Capture 17.2 Hotfix 57 Locked

    17857 views
    8 replies
    Latest over 6 years ago
    by redwire
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information