There's a tutorial in the installation, and covered in the AMS documentation.
In the CIW, do Help->Virtuoso Documentation. In the Documentation Browser (left pane of the help system) expand IC6.16 (or similar), AMS Environment and then Virtuoso AMS Designer Environment Tutorials. This tells you where to find various tutorials on getting started with AMS Designer.
In reply to Andrew Beckett:
thanks for your valuable guidance....
in my project i have designed one block in verilog.Now i need to integrate it to the remaining analog blocks.
so i generate verilog netlist of the corresponding digital block.
But after integrating it with analog block i need to check functional and transistor level behavior of corresponding standard cells in verilog netlist.
is verilog or VHDL AMS as standard cell for verilog netlist ?
if not please give some solution for it........
In reply to KUMARJAYA:
That's exactly what AMS is for - you can have Verilog or VHDL or System Verilog or VerilogAMS or VHDL AMS descriptions of your blocks and simulate them in conjunction with pure analog parts (transistor level, or VerilogA). Standard cells would normally have either a Verilog or VHDL description (Verilog more commonly).
This is the kind of thing that the tutorial will show you how to use the hierarchy editor to pick appropriate views of each cell, and then simulate everything together.
Unfortunately your question is extremely open ended (and not very clear) so it's hard to give a precise answer to a vague question...