• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Breakfast Bytes
  • Breakfast Bytes Blogs

    Never miss a story from Breakfast Bytes. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Breakfast Bytes
Breakfast Bytes

Latest blogs

What's For Breakfast? Video Preview March 6th to 10th 2017

https://youtu.be/ygs0CEZXtAI Coming from Mobile World Congress, Barcelona,…

Paul McLellan 28 Feb 2017 • less than a min read
gsma , Mobile World Congress , silicon photonics , netflix , mobile carriers , mobile , irps , GlobalFoundries , reliability , formula e

Protium: Next Generation FPGA Prototyping

FPGA prototyping is a very attractive tool for some aspects of verification. Apart…

Paul McLellan 28 Feb 2017 • 5 min read
palladium z1 , Protium , FPGA prototyping , xilinx , protium s1 , FPGA

Xcelium: Parallel Simulation for the Next Decade

This morning, Cadence announced two new products in the verification space: Xcelium…

Paul McLellan 27 Feb 2017 • 4 min read
SystemVerilog , RTL simulation , Verilog , rocketsim , xcelium , simulation

DesignCon and Target Impedance

I was DesignCon recently. It is a bit of a weird conference, since it covers a wide…

Paul McLellan 24 Feb 2017 • 3 min read

Mobile World Congress: Hololens and More

From February 27th to March 2nd it is Mobile World Congress (MWC) in Barcelona, Spain…

Paul McLellan 23 Feb 2017 • 2 min read
barcelona , Mobile World Congress , Tensilica , #mwc17

What's For Breakfast? Video Preview February 26th to March 2nd 2017

https://youtu.be/RIkl4O5Q-V4 Coming from inside the Intel Museum, Santa Clara…

Paul McLellan 22 Feb 2017 • less than a min read
Intel , spie advanced lithography , law enforcement , DVcon , mobile , privacy , intel investor day , stingray

Putting a Rocket Under Incisive

When Cadence first acquired RocketSim, I wrote a post, Omnia Simulation in Tres Partes…

Paul McLellan 22 Feb 2017 • 3 min read
SystemVerilog , Incisive , Verilog , rocketick , rocketsim , simulation

Cat-NB1 and HaLow Wireless Links Powered by Tensilica Fusion F1

A generic Internet of Things (IoT) device consists of some sensors, some computations…

Paul McLellan 21 Feb 2017 • 4 min read
tensilica fusion f1 , tensilica fusion , tensilica f1 , Tensilica , narrowband , nb-iot , commsolid

Neural Networks and the Future

The Panel Session The recent embedded neural network symposium held at Cadence…

Paul McLellan 17 Feb 2017 • 8 min read
deep learning , enns , neural networks , autonomous vehicles , debugging

Chris Rowen: Neural Networks—The New Moore's Law

In addition to being the master of ceremonies for the recent embedded neural network…

Paul McLellan 16 Feb 2017 • 3 min read

Kunle Olukotun: Scaling Machine Learning Performance

The keynote at the recent Embedded Neural Network Symposium held recently at Cadence…

Paul McLellan 15 Feb 2017 • 5 min read
buckwild! , Delite , plasticine , hogwild! , neural networks

Jeff Bier: When Every Device Can See

Jeff Bier is the founder of the Embedded Vision Alliance, which runs the annual Embedded…

Paul McLellan 14 Feb 2017 • 3 min read
deep neural network , deep learning , Embedded Vision Alliance , machine learning , neural network , machine vision

What's For Breakfast? Video Preview February 20th to 24th 2017

https://youtu.be/EVZ4T8TPim8 Coming from inside a Microsoft Hololens Monday…

Paul McLellan 13 Feb 2017 • less than a min read
holoens , DesignCon , spie advanced lithography , Mobile World Congress , MWC , rocketsim , target impedance , parallel simulation

The Second Embedded Neural Network Symposium

A couple of weeks ago, Cadence held the second embedded neural network symposium…

Paul McLellan 13 Feb 2017 • 8 min read
deep neural networks , enns , dnn , embedded neural networks , neural networks

Integrated Bus Routing Solution

For most chips, the automatic routing in Innovus—NanoRoute—works well. But there…

Paul McLellan 10 Feb 2017 • 3 min read
integrated bus routing solution , grid-based routing , analog , Innovus , high frequency router

Circuits and Systems for Security and Privacy

One of the perks of writing this blog is that I get offered review copies of interesting…

Paul McLellan 9 Feb 2017 • 6 min read
security , side channel attacks , encryption , puf , crc press , random number , physically unclonable functions

Tom Quan on TSMC's Automotive Strategy

Tom Quan recently came to Cadence to talk about TSMC's automotive strategy. Tom and…

Paul McLellan 8 Feb 2017 • 4 min read
Automotive , tom quan , TSMC , 7ff , 16FFC , ISO 26262 , ADAS , 7nm , Breakfast Bytes

What's For Breakfast? Video Preview February 13th to 17th 2017

https://youtu.be/HL0GFG9tNP4 Coming from Cadence security camera Monday…

Paul McLellan 7 Feb 2017 • less than a min read
deep learning , machine learning , convolutional neural networks , moore's law , embedded neural networks , neural networks , machine vision

He Who Goes First Loses, EDA Edition

Yesterday I wrote a post He Who Goes First...Loses about how being first isn't always…

Paul McLellan 7 Feb 2017 • 4 min read
point tools , hunters , EDA , ambit , farmers

He Who Goes First...Loses

There is a saying, of course, that he who goes first wins. And sometimes, and in…

Paul McLellan 6 Feb 2017 • 5 min read
apple pay , credit cards , m-pesa , tube , london tube

Handling Variability in the Modern Design Cycle

Igor Keller gave an internal presentation on Handling Variability in the Modern Design…

Paul McLellan 3 Feb 2017 • 6 min read
on chip variation , AOCV , STA , OCV , variability , voltage droop , static timing , layout dependent effects , miller capacitance , SOCV , crosstalk , slew , SSTA

What's For Breakfast? Video Preview February 6th to 10th 2017

https://youtu.be/XOS4sfILahc Coming from Design Con 2017 Monday: He Who…

Paul McLellan 2 Feb 2017 • less than a min read
security , Automotive , Routing , TSMC , business strategy , Innovus , privacy

The ASML Standard Node

One of the first posts I wrote here at Breakfast Bytes was Where Does 5 Really Mean…

Paul McLellan 1 Feb 2017 • 3 min read
mmhp , cphp , standard node , EUV

The Book for Practicing Formal Verification Engineers

At the no-longer-so-recent Jasper User Group JUG last year, the keynote was by Erik…

Paul McLellan 31 Jan 2017 • 3 min read
formal verification book , Formal verification
Blog - Title