• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    av_extracted to dispf/idspf conversion

    1619 views
    5 replies
    Latest 1 month ago
    by Andrew Beckett
  • Discussion

    How to Improve Convergence in Multi-stage Axial Compressor Simulations ?

    405 views
    0 replies
    Started 1 month ago
    by Gaurav
  • Discussion

    How to create soldermask at pins in APD+ and set up soldermask-to-soldermask spacing DRC

    879 views
    0 replies
    Started 1 month ago
    by SaiPavanl
  • Discussion

    plotting results does not properly work

    5687 views
    16 replies
    Latest 1 month ago
    by Leandro Silva
  • Discussion

    Add highlight set colors / Define temporary layer and associated DRF properties

    1376 views
    2 replies
    Latest 1 month ago
    by Aurel B
  • Discussion

    Issue while performing signoffTimeDesign in Innovus

    1112 views
    1 reply
    Latest 1 month ago
    by VLSI lab IITB
  • Discussion

    How can i monitor net voltages in asserts

    987 views
    1 reply
    Latest 2 months ago
    by Andrew Beckett
  • Discussion

    Get current color theme (Dark Gray or Light)

    2376 views
    6 replies
    Latest 2 months ago
    by Andrew Beckett
  • Answered

    How do I swap pins in a multi-section part in System Capture 0

    522 views
    2 replies
    Latest 2 months ago
    by MZ20250602835
  • Not Answered

    Orcad Capture TCL scripting documentation 0

    7049 views
    3 replies
    Latest 2 months ago
    by CadAP
  • Suggested Answer

    ORCAP-1616 INVALID REFERENCE 0

    494 views
    1 reply
    Latest 2 months ago
    by TechnoBobby
  • Answered

    Productivity Toolbox - Post Processing - ODB++ Generation 0

    780 views
    2 replies
    Latest 2 months ago
    by ersgfserg645
  • Answered

    SysCap - "Swap" Net Name" +1

    8344 views
    19 replies
    Latest 2 months ago
    by MZ20250602835
  • Discussion

    How to set all layers of a specific layer name visible, regardless of layer purpose

    1334 views
    2 replies
    Latest 2 months ago
    by cvictoria
  • Discussion

    FATAL: The following branches form a loop of rigid branches (short) when added to the circuit

    821 views
    0 replies
    Started 2 months ago
    by TS20260112292
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information