• Discussion

  how to move FTerms Locked

  13680 views
  1 reply
  Latest over 15 years ago
  by BobD
• Discussion

  Try to load specific lsw file Locked

  14659 views
  2 replies
  Latest over 15 years ago
  by FabienG
• Discussion

  IC6 Menu & Error Locked

  2067 views
  5 replies
  Latest over 15 years ago
  by Naveenaa
• Discussion

  Mouse controls in 16.3 Locked

  12814 views
  0 replies
  Started over 15 years ago
  by Sharont
• Discussion

  corner analysis in ATE-XL, Virtuoso 6.1.0. Spetre model has no section. Locked

  15198 views
  2 replies
  Latest over 15 years ago
  by armageddonner
• Discussion

  Monte carlo in TSMC65nm

  12902 views
  0 replies
  Started over 15 years ago
  by Nasim1983
• Discussion

  Old design from "Valid Logic Systems" Locked

  572 views
  0 replies
  Started over 15 years ago
  by hap2
• Discussion

  Fixing components and nets editing Locked

  12545 views
  0 replies
  Started over 15 years ago
  by stellar
• Discussion

  How to identify clock network objects in the design? Locked

  15412 views
  3 replies
  Latest over 15 years ago
  by BobD
• Discussion

  Doubts in BGA pin swapping Locked

  13705 views
  4 replies
  Latest over 15 years ago
  by Charlie Davies
• Discussion

  SIP16.3 / How to modify netname

  13495 views
  1 reply
  Latest over 15 years ago
  by mikem
• Discussion

  import verilog Locked

  17753 views
  3 replies
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  Module instantiation using Generate statement Locked

  17223 views
  2 replies
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  Unable to plot phase noise Locked

  17423 views
  6 replies
  Latest over 15 years ago
  by Andrew Beckett
• Discussion

  Can't use direct plot Locked

  3338 views
  1 reply
  Latest over 15 years ago
  by Andrew Beckett