• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Pulse source for unequal duty cycle Locked

    5793 views
    2 replies
    Latest over 2 years ago
    by BitanMallik
  • Discussion

    Montecarlo variation from file in AMS simulator Locked

    6215 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    PVS Menu Options Don't Work Locked

    2448 views
    4 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Measuring short circuit current (Shoot-through Current) Locked

    6089 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Knowing the error line number in CIW window Locked

    5961 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Answered

    need constraint formula to change etch length calculation of a specific layer +1

    5782 views
    1 reply
    Latest over 2 years ago
    by John T
  • Discussion

    OrCAD X Presto PCB Editor: How to add pins to a PCB symbol

    1619 views
    0 replies
    Started over 2 years ago
    by PCBTech
  • Discussion

    Digital modelling application in PSpice

    3816 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Discussion

    How to see the analog voltage of the output signal of the digital module in AMS simulation Locked

    6467 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    How to auto-place standard cells using its own prBoundary? Locked

    7202 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    markNet Options resets every time I use the tool Locked

    8487 views
    4 replies
    Latest over 2 years ago
    by skillEater
  • Discussion

    How do I change the name and unit of the X-axis in “plot across design points” Locked

    6985 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Answered

    How to swap the via Net Name? 0

    6794 views
    2 replies
    Latest over 2 years ago
    by Yuva09
  • Discussion

    How do Maestro and caculator average the waveform of a digital signal Locked

    5799 views
    1 reply
    Latest over 2 years ago
    by wangyunxin
  • Discussion

    VerilogA blind to DC sweep analysis Locked

    10678 views
    11 replies
    Latest over 2 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information