• Discussion

  Equivalent of AHB eVC in system verilog Locked

  14419 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Skill function for back-annotation Locked

  17748 views
  10 replies
  Latest over 18 years ago
  by archive
• Discussion

  Height Constraints Locked

  19617 views
  7 replies
  Latest over 18 years ago
  by archive
• Discussion

  New to RTL Compiler Locked

  14271 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  About 'setEcoMode' command & How to add self-defined menus for SOC Encounter Locked

  6355 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Search Path and Packages, Interface, etc. Locked

  15774 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  Should you have pads on the power and gnd layers in stackup Locked

  14947 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  HD Audio eVC/uVC Locked

  444 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  IPCM question? Locked

  14767 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  usefulskew,drivercell Locked

  370 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  usefulskew,drivercell Locked

  365 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Can I force or probe a signal in vhdl module from verilog top testbench? Locked

  18436 views
  6 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to tackle 'Aborted' properties. Locked

  6354 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Z axis delay Locked

  15735 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  keyword @optional

  14813 views
  2 replies
  Latest over 18 years ago
  by archive