• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Using Verilogin

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 126
  • Views 16370
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Using Verilogin

dinac
dinac over 16 years ago

hi all, 

I am new to cadence, i am trying to simulate the digital-control logic along with the analog in cadence.  

I synthesised my vhdl code to verilog netlist using design-compiler, using standard-cell library ".lib"

Now I am trying to import this into the cadence using verilogin. I did not understand the "Reference-Library" in verilogin . Should I create this Reference library from the .lib format standard-cell?  Is my flow right? I wanted to do a mix-simulation.

please help

Thanks a lot........

  • Cancel
Parents
  • vjain
    vjain over 16 years ago

    VerilogIn: *W,31 => Module X in FSM_file  not defined.Module FSM_file will be imported as functional.

    This is because there is come submodule of FSM_file which cannot be made with the information you have given. Functional import is done whenever the verilog file has behavioral description.

    Point to remember: Your verilogin file should be gate level netlist only. No behavioral or dataflow models should be there. I hope this should help.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • vjain
    vjain over 16 years ago

    VerilogIn: *W,31 => Module X in FSM_file  not defined.Module FSM_file will be imported as functional.

    This is because there is come submodule of FSM_file which cannot be made with the information you have given. Functional import is done whenever the verilog file has behavioral description.

    Point to remember: Your verilogin file should be gate level netlist only. No behavioral or dataflow models should be there. I hope this should help.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information