Stats

  • Locked Locked
  • Replies 3
  • Subscribers 127
  • Views 14168
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Assura QRC extraction problem

Potamus


I am currently using Assura320 with EXT71 with IBM 90nm PDK. The extracted transistor has correct length but width is always the default pcell parameter of the PDK. Is this a design kit problem? or am i doing something wrong? All passive elements are extracted correctly.

Parents

  • I'm having the same problem as Toyrunner and I made a post about it a few days ago. I can't load the QRC technology information even though DRC and LVS will read from assura_tech.lib. According to qrcxUser.pdf it only needs assura_tech.lib for the technology info. I'm using CMOS8RF V1.5.0.1DM from MOSIS. Thanks.

Reply

  • I'm having the same problem as Toyrunner and I made a post about it a few days ago. I can't load the QRC technology information even though DRC and LVS will read from assura_tech.lib. According to qrcxUser.pdf it only needs assura_tech.lib for the technology info. I'm using CMOS8RF V1.5.0.1DM from MOSIS. Thanks.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.