• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Analog Layout: interdigitization

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 17236
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Analog Layout: interdigitization

luca magnelli
luca magnelli over 16 years ago

Hi,

I'm approaching to analog layout with Virtuoso XL. I have to realize the layout of a simple current mirror (2 transistors) and, for matching purposes, I'd like to realize it using an inter-digitized (or common centroid) arrangements.

There is a way, in Virtuoso XL, to merge 2 or more instances in order to form an inter-digitated one? It seems to me that, starting from a schematic entry and generating the layout from this source, Virtuoso XL only gives separate instances and the only thing to do is routing them.

Can anyone show me the procedure for activating transistors inter-digitization in Virtuoso XL?

Thanks,

Luca

  • Cancel
Parents
  • craigth
    craigth over 16 years ago

    Luca,

    You maybe able to use the constraints in a similar way using the Group and/or Symmetry constraints available in VXL to achieve what you want. Reference the IC 5141 Virtuoso Constraint Manager User Guide.

    Unfortunately Modgens were not implemented in IC5141 VXL. They were found in the NeoCell product.  The majority of the NeoCell 3.4 features including Modgens, Analog Placer, Cell Planner and Constraints/Constraint Manager were integrated into IC61.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • craigth
    craigth over 16 years ago

    Luca,

    You maybe able to use the constraints in a similar way using the Group and/or Symmetry constraints available in VXL to achieve what you want. Reference the IC 5141 Virtuoso Constraint Manager User Guide.

    Unfortunately Modgens were not implemented in IC5141 VXL. They were found in the NeoCell product.  The majority of the NeoCell 3.4 features including Modgens, Analog Placer, Cell Planner and Constraints/Constraint Manager were integrated into IC61.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information