Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 13125
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mixed simulations + vhdl

acomerma

Hi all,

I'm starting mixed simulations and I don't manage to get them working if the source code is in vhdl. I use spectreVerilog for everything and I manage to get it working fine with a verilog source, but not in vhdl.

Is there something different needed for a vhdl source??

Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.