• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Sigma Delta 1st Order parameter definition

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 14153
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Sigma Delta 1st Order parameter definition

caveman54
caveman54 over 15 years ago

Hello-

I am trying to use the vhdl sigma-delta model in the ahdl lib and have some questions relating to the cdf parameters.

What is the threshold voltage (vth)  if my input range is -1 to 1 volt?

What is the vout-high, is that the data output high or the maximom input voltage to get a data output high?

Thank You

caveman54

 

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    First of all, the model (sigmadelta_1storder ) is in Verilog-A, not VHDL.

    The vth is the threshold for the quantizer. So if you have a signal swing of -1 to 1 V, it would most likely be 0 (which is the default).

    The vout_high parameter is the voltage level for the high level of the digital output signal from the sigma-delta. So a "1" will be at a voltage of vout_high, and a "0" will be at -vout_high volts (you may want to copy and change the model to suit your needs). The model itself is pretty straightforward to understand, even if you're not familiar with VerilogA.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 15 years ago

    First of all, the model (sigmadelta_1storder ) is in Verilog-A, not VHDL.

    The vth is the threshold for the quantizer. So if you have a signal swing of -1 to 1 V, it would most likely be 0 (which is the default).

    The vout_high parameter is the voltage level for the high level of the digital output signal from the sigma-delta. So a "1" will be at a voltage of vout_high, and a "0" will be at -vout_high volts (you may want to copy and change the model to suit your needs). The model itself is pretty straightforward to understand, even if you're not familiar with VerilogA.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information