• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Can't import techfile into abstract (IC6.1.4)

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 127
  • Views 1041
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can't import techfile into abstract (IC6.1.4)

dura
dura over 15 years ago
No matter what I do to the techfile attached to the library I want to import into abstract generator, I can't get ERROR ABS-218 to go away:

"There are no vias specified in the technology file. Ensure that the selected constraint group has a ValidVias section or at least one via is specified in the standardViaDefs subsection of the viaDefs section in the technology file. In addition, ensure that the function argument is set to 'cut' for the via in the functions subsection of the layerRules section and then try again."

I am very clear in my techfile for the viaDefs, as well as specifying "cut" for the vias (though, I'm not clear which name "cut" needs to be set for, but it doesn't seem to matter which). Parts of the techfile are at the bottom of this post, but I haven't been able to find anything wrong.

I'd appreciate any ideas; this has become incredibly frustrating.

Note; for the rest of the .tf not shown, basically all of it came from a tech manager file dump (from inside virtuoso), there were just minor changes made to get all of the things abstract wanted in.

viaDefs(
standardViaDefs(
;( viaDefName layer1 layer2 (cutLayer cutWidth cutHeight [resistancePerCut])
; (cutRows cutCol (cutSpace))
; (layer1Enc) (layer2Enc) (layer1Offset) (layer2Offset) (origOffset)
; [implant1 (implant1Enc) [implant2 (implant2Enc) [well/substrate]]])
;( -------------------------------------------------------------------------- )
( M6_M5 METAL5 METAL6 ("VIA56" 0.3 0.3)
(1 1 (0.3 0.3))
(0.1 0.1) (0.5 0.5) (0.0 0.0) (0.0 0.0) (0.0 0.0)
; (more here not shown)
)
)


As well as:
layerRules(
functions(
( VIA56 "cut" 10 ) ; not sure if it should use cutLayer
( M6_M5 "cut" 10 ) ; or viaDefName
; plenty of others
)
)
  • Cancel
Parents
  • Aritra
    Aritra over 13 years ago

    I am also facing similar type of problem. In abstract, when library is opened no cell is displayed. In error log it prompts as, bottom VIA layer is not mentioned. 

    If I need to modify the techfile, let me know which exact file I need to modify & how.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Aritra
    Aritra over 13 years ago

    I am also facing similar type of problem. In abstract, when library is opened no cell is displayed. In error log it prompts as, bottom VIA layer is not mentioned. 

    If I need to modify the techfile, let me know which exact file I need to modify & how.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information